Project

General

Profile

System on Chip educational lab, based on Xilinx ZYNQ

  • Documentation gathered for Nikhef internal use can be found on /ad.nikhef.nl/project/et/RnD_Projecten/Z-turn
  • This lab is intended to be used at the ISOTDAQ 2017.
  • A first version of the lab - intended as a pilot project - was successfully presented at ISOTDAQ2017
  • check the Monday 6th evening program for presentations
  • Maintenance of the Lab is for now on GitHub
  • Pick the demo_working_version_fpga branch for the a working bare metal example
  • The Nikhef crew (Andrea, Ton, Peter) had to unfortunately stop the development due to other more urgent commitments
  • If you want to get in touch with the maintainers of the lab; send an email to Manoel Barros Marin at CERN
Add picture from clipboard (Maximum size: 244 MB)