Default issue workflow:
Technical document 07/01/2016
Step by step guide to create a Memory Interface Generator (MIG) core for DDR3 RAMs