Default issue workflow:
Technical document 07/01/2016
Step by step guide to create a Memory Interface Generatar (MIG) core for DDR2 RAMs