







# C-RORC MIG Coregen screens







**Create Custom Part**

Custom Memory Part

This option creates a new memory part. Note that the new part will be a modification of the "Base Part" you select below. The timing parameters and the density can be changed.

Select Base Part:

Enter New Memory Part Name:

Change the required Timing Parameters. "Value" is the only field that can be edited.

Parameter	Value	Range	Units	Descriptions
trfc	260	90-350	ns	Refresh to Active or Refresh to Refresh
tras	35	35-37.5	ns	Active to Precharge command
trp	13.125	10-15	ns	Precharge command period
tfaw	30	30-55	ns	Four Address Width
trcd	13.125	10-15	ns	Active to Read or write delay
trefi	7.800	3.9-7.8	us	Average periodic refresh interval

Row Address:

Column Address:

Bank Address:

Buttons: Help, Save, Delete, Cancel

**Create Custom Part**

Custom Memory Part

This option creates a new memory part. Note that the new part will be a modification of the "Base Part" you select below. The timing parameters and the density can be changed.

Select Base Part:

Enter New Memory Part Name:

Change the required Timing Parameters. "Value" is the only field that can be edited.

Parameter	Value	Range	Units	Descriptions
tfaw	30	30-55	ns	Four Address Width
trcd	13.125	10-15	ns	Active to Read or write delay
trefi	7.800	3.9-7.8	us	Average periodic refresh interval
trtp	7.5	7.5-20	ns	Read following a Write to the same device
twtr	7.5	7.5-20	ns	Read following a Write to the same device
trrd	7.5	6-20	ns	Activate minimum command period

Row Address:

Column Address:

Bank Address:

Buttons: Help, Save, Delete, Cancel

**Xilinx Memory Interface Generator**

REFERENCE DESIGN [X]

- Pin Compatible FPGAs ✓
- Memory Selection ✓
- Controller Options ✓
- AXI Parameter
- Memory Options**
- FPGA Options
- Extended FPGA Options
- Pin Selection
- Constraint Selection
- Summary
- Memory Model
- PCB Information
- Design Notes

### Memory Options for Controller 0 - DDR3 SDRAM

Choose the Memory Options for the memory device. Memory Option selections are restricted to those supported by the controller. Consult the memory vendor data sheet for more information.

**Burst Length**  
Determines the maximum number of column locations that can be accessed for a given READ or WRITE command. 8 - Fixed

**Read Burst Type**  
The ordering of accesses with in a burst is determined the burst type. Sequential

**Output Driver Impedance Control**  
Programmable impedance for the output buffer. RZQ/7

**RTT (nominal) - On Die Termination (ODT)**  
Select the nominal value of ODT for the DQ, DQS/DQS# and DM signals on the DIMM. This value will be used for the unwritten slot during a write in 2 slot configurations. The value will also be used for the unselected slot during a read in 2 slot configurations. Use board level simulation to choose the optimum value. Refer to "Selecting RTT (Nominal) Value of ODT" section of User guide for RTT values. RZQ/4

Memory Address Mapping Selection

ROW BANK COLUMN  
 BANK ROW COLUMN

Version Info   User Guide   View Data Sheet

< Back   Next >   Cancel

**Xilinx Memory Interface Generator**

REFERENCE DESIGN [X]

- Pin Compatible FPGAs ✓
- Memory Selection ✓
- Controller Options ✓
- AXI Parameter
- Memory Options**
- FPGA Options
- Extended FPGA Options
- Constraint Selection
- Summary
- Memory Model
- PCB Information
- Design Notes

### System Clock

Choose the desired input clock configuration. Both Design dock and Delay Control clock will be affected. Either both the clocks can be Differential or both can be Single-Ended.

**System Clock** Differential

### Debug Signals Control

This allows the debug signals to be monitored on the ChipScope tool. Selecting this option will port map the debug signals to the ChipScope modules in the design top module. The debug signals width is calibrated based on the selected design data width. If the design data width is greater than 72 bit and/or the number of DQS/DQS# pins of the design is greater than 18, then the debug signals width is calibrated only for first 72 bits of data.

**Debug Signals for Memory Controller** OFF



### Internal Vref


Internal Vref can be used to allow the use of the Vref pins as normal IO pins. This can free 2 pins per bank where inputs are used. In some topologies these 2 additional free pins will improve bank utilization. This setting has no effect on banks with only outputs.

**Internal Vref**

Version Info   User Guide   View Data Sheet

< Back   Next >   Cancel





**NOTE:** Read ucf in firmware /source/RobinNP\_Constraints/CRORC\_DDR3Memory\_Bank0.ucf or CRORC\_DDR3Memory\_Bank1.ucf