







# Memory Interface Generator (MIG) notes for the PLDa kit



## Core generator (version 13.2) screens:






Create custom part for the chosen RAM SODIMM memory bank





Customize your own UCF and import it with "ReadUCF"



Again use the “ReadUCF” to import the IO Buffer constraints

### References for MIG on Virtex-6 devices:

- Virtex-6 FPGA Memory Interface Solutions User Guide (AXI) [ug406].pdf
- Virtex-6 FPGA Memory Interface Solution [ds186].pdf

## IMPLEMENTATION Notes [ug406]:




Figure 1-46: Virtex-6 FPGA Memory Interface Solution

- **User Interface** design signal description on page 67
- Read about the **Memory Controller** functional description on page 96
- **Physical Interface** signal description on page 112

### Useful links :

- Calculate efficiency <http://www.xilinx.com/support/answers/36719.htm>
- Solution center <http://www.xilinx.com/support/answers/34243.htm>
- Design assistant <http://www.xilinx.com/support/answers/34266.htm>
- How do I drive the UI <http://www.xilinx.com/support/answers/33698.htm>

### Forum discussions:

- Addressing the ML605 <http://forums.xilinx.com/t5/MIG-Memory-Interface-Generator/Addressing-with-MIG-ML605-and-512-MB/m-p/208347/highlight/true#M2267>