






Test connector to hookup a microccontroller.
LVCMOS 3V3! No buffers direct to the FPGA.



Spare IO can be used for various functions
depends on the firmware.
Signal direction depends on firmware


rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : External_SPI_test_Con		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 2 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15

Connectors PLL Control & DAC




Text on Board =>
LVDS !






From WR. Tune
Reference oscillator.



rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : Digital_IO		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 3 of 21 Date 2023-12-15





rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : FPGA_Spartan7		
Nikhef Amsterdam		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 4 of 21A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000www.nikhef.nl		Date 2023-12-15



Note for Layout :
Nets can be swapped (respect bank volatge).
However, there are some exceptions:
mrcc, srcc type pind and pins for the eeprom.


rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : FPGA_BANK_14_34		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 5 of 21 Date 2023-12-15





UG483 Table 2-1 (XC7S50 FTGB196):
VCCINT: 1x 100uF, 3x 4.7uF, 5x 0.47uF
VCCBRAM: 1x 100uF, 1x 47uF, 1x 4.7uF, 1x 0.47uF
VCCAUX: 1x 47uF, 1x 4.7uF, 3x 0.47uF
VCCO: 1x 47uF, 2x 4.7uF, 4x 0.47uF

DS189 Table 2 note 9
If battery is not used,
connect VCCBATT to either
ground or VCCAUX



UG480 Figure 1-2
ADC is not used in this desgin

rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : FPGA_POWER		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 7 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15

J

I

H

G

F

E

D

C

B

A

J

I

H

G

F




E

D

C


B

A



UG470 Table 2-1


Configuration mode	M2	M1	M0	Bush With
Master Serial	0	0	0	x1
Master SPI	0	0	1	x1,x2,x4
Master BPI	0	1	0	x8,x16
	0	1	1	
Master SelectMap	1	0	0	x8,x16
JTAG	1	0	1	x1
Slave SelectMap	1	1	0	x8,x16,x32
Slave Serial	1	1	1	x1




rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : FPGA_EEPROM_AND_JTAG		
Designed by G. Visser & P. Jansweijer		11500.04.02.3
Drawn by G. Visser & P. Jansweijer		
Size 420 x 297mm		
Sheet 8 of 21		A3
Date 2023-12-15		

Nikhef
Amsterdam

Science Park 105, 1098XG, Amsterdam
+31-(0)20-5922000 www.nikhef.nl




rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : Switch_and_led		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 9 of 21
		Date 2023-12-15




Isolation is done to prevent "common mode" noise proagation from the fpga to the PLL (conducted)

20 Bit DAC MAX5719A needs a signal (LDAC_n) to load the SPI shifted bits into the DAC section. This signal is derived from the rising edge of SYNC_n.



rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : ISO_SPI_DAC_PLL		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 10 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15




rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : CLK_SHAPER		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 11 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15




Place all componest under the shielded can, to shield it from EMI, and reduce the airflow around this circuit




rev.	by	notes
		100MHz in the loop v3.0
Project	ET Pathfinder Demonstrator	
Sheetname	OXCO_DAC	
Nikhef Amsterdam		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 13 of 21
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15





rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : Clock_Out_Connectors		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 15 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15


CLOCKS From WR
Phase aligned with WR
125 MHz reference clock.




Resampler
Sheet 17

CLOCKS_WR	CLOCKS_WR_RESAMPLED
CLOCK_BUS	CLOCK_BUS
	CLOCKS_WR_RESAMPLED_SPARE

Resampled Clk and
1 PPS from WR



rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : WR_CLOCKS_IO		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 16 of 21
		Date 2023-12-15



rev.	by	notes
		100MHz in the loop v3.0
Project	: ET Pathfinder Demonstrator	
Sheetname	: RESAMPER	
Nikhef Amsterdam		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 17 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15

J

I

H

G

F

E

D

C

B

A

J

I

H

G

F


E

D

C

B


A



OCXO_Local_Regulator
Sheet 19

In_Local_Reg_LDO

Out_Local_Reg_LDO




Power_Analog
Sheet 20

PWR_Vanalog_Prot

5V_PLL

3V3_PLL

3V3_RESAMPLERS



Digital_Power
Sheet 21

5VD

3V3_VCCO

2V5_VCCO

1V8_VCCAUX

1V0_VCCINT

rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : Power		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
		Sheet 18 of 21 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2023-12-15

1

2

3

4

5


6


7

8

9

10





Powersupply for the FPGA.
The generated rail voltages are sequenced.
Sequence: 1V0 > 1V8_AUX > 2V5_VCCO > 3V3_VCCO

rev.	by	notes
100MHz in the loop v3.0		
Project : ET Pathfinder Demonstrator		
Sheetname : Digital_Power		
		11500.04.02.3
		Designed by G. Visser & P. Jansweijer
		Drawn by G. Visser & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 21 of 21 A3
		Date 2023-12-15