


rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Schematic1		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date : 2021-08-23




**Test connector to hookup a microcontroller.
LVCMOS 3V3! No buffers direct to the FPGA.**



**Spare IO can be used for various functions
depends on the firmware.
Signal direction depends on firmware**


rev.	by	notes
11500.04.02.0		
Project : ET Pathfinder demonstrator		
Sheetname : External_SPI_test_Con		
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
Size : 420 x 297mm		Sheet : 2 of 20
Date : 2021-08-23		A3
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		

Connectors PLL Control & DAC




Text on Board => LVDS!


From WR. Tune Reference oscillator.




rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Digital_IO		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date : 2021-08-23




rev.	by	notes
11500.04.02.0		
Project : ET Pathfinder demonstrator		
Sheetname : FPGA_Spartan7		
		Designed by Guido Visser, Peter Jansweijer Drawn by Guido Visser, Peter Jansweijer
Size	420 x 297mm	
Sheet	4 of 20	A3
Date	2021-08-23	
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		




Backup 100MHz CLK
Place jumper to disable.



3V3 LVC MOS





FPGA_CLK is derived from the OCXO master, so all internal clk are now phase related which is beneficial w.r.t. spurs and other unwanted "guests". In normal use the "rescue" clk should be turn off.





2V5 LVDS


Note for Layout :
Nets can be swapped (respect bank volatge). However, there are some exceptions: mrcc, srcr type pind and pins for the eeprom.



rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : FPGA_BANK_14_34		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm Sheet : 5 of 20 Date : 2021-08-23
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		




rev.	by	notes
11500.04.02.0		
Project : ET Pathfinder demonstrator		
Sheetname : FPGA_CONFIG		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
		Sheet : 6 of 20
		A3
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		
		Date : 2021-08-23




UG483 Table 2-1 (XC7S15 FTGB196):
 VCCINT: 1x 100uF, 2x 4.7uF, 2x 0.47uF
 VCCBRAM: 1x 47uF, 1x 4.7uF, 1x 0.47uF
 VCCAUX: 1x 47uF, 1x 4.7uF, 2x 0.47uF
 VCCO: 1x 47uF, 2x 4.7uF, 4x 0.47uF

DS189 Table 2 note 9
 If battery is not used,
 connect VCCBATT to either
 ground or VCCAUX




UG480 Figure 1-2
 ADC is not used in this design

rev.	by	notes
100MHz in the loop		
Project	: ET Pathfinder demonstrator	
Sheetname	: FPGA_POWER	
11500.04.02.0		
Nikhef		
Amsterdam		
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		
Designed by	Guido Visser, Peter Jansweijer	
Drawn by	Guido Visser, Peter Jansweijer	
Size	420 x 297mm	
Sheet	7 of 20	A3
Date	2021-08-23	




See XAPP586

See datasheet Table 1



PowerOn Reset 270 ms


DONE Open drain UG470 Table 2-4



UG470 Table 2-1


Configuration mode	M2	M1	M0	Bush With
Master Serial	0	0	0	x1
Master SPI	0	0	1	x1,x2,x4
Master BPI	0	1	0	x8,x16
Master SelectMap	1	0	0	x8,x16
JTAG	1	0	1	x1
Slave SelectMap	1	1	0	x8,x16,x32
Slave Serial	1	1	1	x1

UG470 Table 2-1




ESD protection


rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : FPGA_EEPROM_AND_JTAG		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
		Sheet : 8 of 20
		Date : 2021-08-23
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		




rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Switch_and_led		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
Science Park 105, 1098XG, Amsterdam		Date : 2021-08-23
+31-(0)20-5922000 www.nikhef.nl		Sheet : 9 of 20 A3



rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : ISO_SPI_DAC_PLL		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size 420 x 297mm
		Sheet 10 of 20 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2021-08-23







rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : CLK_SHAPER		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Drawn by Guido Visser, Peter Jansweijer
		Size 420 x 297mm
Sheet 11 of 20		A3
Date 2021-08-23		





rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : OCXO_ASY		
11500.04.02.0		
Designed by Guido Visser, Peter Jansweijer		
Drawn by Guido Visser, Peter Jansweijer		
Size	420 x 297mm	
Sheet	12 of 20	A3
Date	2021-08-23	




Place all component under the shielded can, to shield it from EMI, and reduce the airflow around this circuit



Route the Vtune OXC0, short as possible to the OXC0. The circuit in this box should be close as possible to the OXC0. Vtune = 0 to 12V (Guaranteed 0V22 - 11V75)





rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : OXC0_DAC		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
		Sheet : 13 of 20
		Date : 2021-08-23
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		




U5 (PLL) Needs large cooling plane.

10 MHz out only possible via LVDS output. Set R DIVIDER=10 (for Fref=100MHz) and route directly to LVDS output (see LTC6950 datasheet Block Diagram). Slightly worse phase noise compared to LVPECL. T.b.d. measurement on evalboard.




rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : PLL_ASY		
Nikhef		11500.04.02.0
Amsterdam		Designed by Guido Visser, Peter Jansweijer
Science Park 105, 1098XG, Amsterdam		Drawn by Guido Visser, Peter Jansweijer
+31-(0)20-5922000 www.nikhef.nl		Size : 420 x 297mm
		Sheet : 14 of 20
		Date : 2021-08-23





rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Clock_Out_Connectors		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
Drawn by Guido Visser, Peter Jansweijer		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 15 of 20 A3
Date		2021-08-23

CLOCKS From WR
Phase aligned with WR
125 MHz reference clock.



1 PPS DC coupled!



**Resampled Clk and
 1 PPS from WR**



**Clk is AC
 coupled CML!**


**1 PPS is LVPECL
 DC Coupled!**

rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : WR_CLOCKS_IO		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
		Sheet : 16 of 20
		Date : 2021-08-23
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		





rev.	by	notes
100MHz in the loop		
Project	: ET Pathfinder demonstrator	
Sheetname	: RESAMPER	
Nikhef Amsterdam		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Drawn by Guido Visser, Peter Jansweijer
		Size 420 x 297mm Sheet 17 of 20 A3 Date 2021-08-23



**Input power should be a well 12V regulated power supply!
There is no regulation on this board.**




Max voltage 6V5




Max input voltage 32V



rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Power		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
Drawn by Guido Visser, Peter Jansweijer		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 18 of 20 A3
		Date 2021-08-23



rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Power_Analog		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
Science Park 105, 1098XG, Amsterdam		Date : 2021-08-23
+31-(0)20-5922000 www.nikhef.nl		Sheet : 19 of 20 A3



Powersupply for the FPGA.
The generated rail voltages are sequenced.
Sequence: 1V0 > 1V8_AUX > 2V5_VCCO > 3V3_VCCO

rev.	by	notes
100MHz in the loop		
Project : ET Pathfinder demonstrator		
Sheetname : Digital_Power		
		11500.04.02.0
		Designed by Guido Visser, Peter Jansweijer
		Drawn by Guido Visser, Peter Jansweijer
		Size : 420 x 297mm
		Sheet : 20 of 20
		Date : 2021-08-23
<small>Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl</small>		